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This letter demonstrates the ability to fabricate porous silicon through the nanoscale pores of an
anodized alumina template formed on a silicon substrate. The alumina template acts as a protective
coating on the porous silicon surface increasing its mechanical integrity, thus eliminating the need
for delicate handling that is usually required for this material system. The optical properties of the
porous silicon formed through the template show characteristics similar to that of normally formed
porous silicon. In addition, the porous silicon optical properties show very little degradation with
time; the alumina coating is believed to contribute to this improved stability. The results are
significant and can increase the likelihood of commercial applications of this material. © 2003
American Institute of Physics. @DOI: 10.1063/1.1614842#
Porous silicon is a promising material for several device
applications, including electronic, photonic, sensing, and
electromagnetic shielding.1,2 Porous silicon is formed by the
anodization of single-crystal silicon and consists of an inter-
connected network of nanoscale silicon structures.1 How-
ever, porous silicon is inherently a nonuniform material that
has nonuniform optical and electronic properties. In addition,
it is also a mechanically fragile material requiring careful
material handling. While a number of devices based on po-
rous silicon have been proposed and demonstrated, their ap-
plications have been limited by the material’s nonuniform
properties and its fragile nature.3 If the material uniformity
and mechanical integrity of porous silicon can be improved,
it can increase the potential for commercial applications of
this material. Towards this goal, we have fabricated porous
silicon by anodization through an electrochemically formed
porous alumina template on a silicon substrate. The fabrica-
tion technique is schematically shown in Fig. 1. A porous
alumina template is first created on the silicon substrate by
anodizing a thin film of aluminum deposited on the substrate.
Next, porous silicon is formed through the template pores.
The pores in the template are then sealed using a simple
hydrolysis step to form a protective coating on the porous
silicon layer.
This structure is expected to have many advantages. An-
odized alumina is a mechanically robust material and is ex-
pected to increase the structure’s mechanical integrity, thus
making it more amenable to manufacturing processes includ-
ing lithography and patterning. The top coating is also ex-
pected to protect the porous silicon layer from its surround-
ing environment, thus reducing the aging effect and
increasing the device lifetime. Since anodized alumina is op-
tically transparent over a wide spectral range, it is not ex-
pected to affect the optical properties of porous silicon. In
addition, there is also some likelihood that the uniform pore
spacing in the alumina template can increase the spatial uni-
formity of the porous silicon.
Anodized alumina is an important material system for
the nonlithographic implementation of semiconductor and
metal nanostructures.4 When aluminum is anodized in a suit-
able acidic electrolyte under controlled conditions, it oxi-
dizes to form anodic aluminum oxide ~alumina! containing a
two-dimensional hexagonal array of cylindrical nanoscale
pores. Anodized alumina has been used as a nanotemplate
for the implementation of a variety of metal and semicon-
ductor nanostructures.4–6
The fabrication of porous silicon through the nanoscale
pores of an anodized alumina template was carried out using
the following procedure. The starting substrates were 0.1–
0.3-ohm cm p-type ^100& silicon wafers that were cleaned
using a standard technique and were etched in a 1% hydrof-
luoric acid solution to remove any native oxide. Next, a 0.5-
mm-thick aluminum layer was deposited by sputtering on the
back of the wafers and annealed at 450 °C for 30 min to form
a good electrical contact. Following this, for half of the wa-
fers, a 0.4-mm-thick aluminum film was deposited on the top
polished surface. The top aluminum layers were then anod-
ized in a 20% sulfuric acid solution to form the porous alu-
mina templates. Anodizations were performed at constant
a!Electronic mail: das@egr.unlv.edu
FIG. 1. Schematic representation of the template-based porous silicon for-
mation process. ~a! Formation of nanoporous alumina template on silicon,
~b! formation of porous silicon through template pores, and ~c! sealing of the
template pores to form a protective coating.
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current densities ranging between 10 and 40 mA/cm2, corre-
sponding to pore diameters in alumina in the range of 10 to
40 nm. Figure 2 shows the top view of a thin-film alumina
template used in the experiments. During the anodization
process, voltage–time characteristics were monitored to en-
sure that pores went all the way down to the silicon sub-
strate. A typical voltage–time characteristic for an aluminum
thin film on silicon during constant current anodization is
shown in Fig. 3. The initial rise in voltage is due to barrier
layer formation, which is followed by a decrease in voltage
corresponding to pore initiation. The voltage reaches a pla-
teau when the pores reach their final diameter as determined
by the anodization current density. Next, during pore propa-
gation, the voltage remains constant and then increases
sharply when the pores reach the silicon surface. For this
experiment, the anodization process was stopped when the
voltage started increasing, thus ensuring that the silicon sub-
strate was reached. The samples were then pore-widened in
phosphoric acid for 3 min to remove any leftover materials
and any unetched barrier layer.
Porous silicon was formed by anodization through the
template pores in a 49% HF and ethanol solution for 30 s
using a current density ranging between 25 and 60 mA/cm2.
It may be pointed out that the anodization current densities
for the template-based samples were calculated in the same
way as for the bare silicon samples ~i.e., current divided by
the total area!, and template coverage was not taken into
account. This is expected introduce a small error in the esti-
mation of the anodization current density for the template-
based samples. The samples were then hydrolyzed to seal the
pores by boiling in deionized water for 60 s. For comparison,
porous silicon samples were fabricated on substrates without
the top aluminum coating ~bare silicon! using similar anod-
ization parameters.
A serious concern during this experiment was the surviv-
ability of the alumina template during the HF anodization
step used to form porous silicon. Although some thinning of
the template was expected, it was important that the alumina
template at least partially survived the HF anodization step.
Scanning electron microscope ~SEM! imaging of the surface
indicated the presence of the alumina layer, the images are
presented in the next section. In addition, we confirmed the
presence of the alumina layer through C – V measurements.
For this purpose, aluminum electrodes, 0.5 mm thick and 2
mm in diameter, were sputter-deposited on the top of the
sample to form capacitors. Standard high-frequency C – V
measurements were then performed on the samples. From a
comparison of the C – V data with that on bare porous silicon
and on alumina templates on silicon, the presence of an alu-
mina layer was confirmed. However, a large device-to-device
variation was observed in the C – V data, which suggested
that the alumina layer was nonuniform over the sample.
While an exact determination of the alumina layer thickness
could not be made due to the spread in the device data, the
average thickness of the alumina layer was estimated to be
around 0.1 mm.
The field-emission SEM image of the top view of a typi-
cal porous silicon sample formed through an alumina tem-
plate ~and hydrolyzed! is shown in Fig. 4. The inset shows
the image at a higher magnification. In Fig. 4, the top layer
showing pores is hydrolyzed alumina. Closer inspection
shows that while some of the pores were sealed by the hy-
drolysis step, there are quite a few that were not sealed. In
Fig. 4, the pore diameters also appear to be larger than those
typically obtained for the anodization conditions used to
form the alumina template. We believe that the alumina tem-
plate was partially etched during the HF acid anodization
step used to form the porous silicon. This etching caused
significant widening of the pores that can be seen in Fig. 4.
The pore widening has also caused the pores on grain bound-
aries to connect with each other, causing the long openings
that are observed in Fig. 4 ~see Fig. 2 for pore formation on
grain boundaries!. A closer inspection of long openings in
Fig. 4 reveals the edges of the connected pores.
FIG. 2. Field-emission SEM image of a typical porous alumina template
used in the experiments.
FIG. 3. Typical voltage–time characteristics during the formation of a po-
rous alumina template on silicon. The anodization was stopped when the
potential started increasing rapidly.
FIG. 4. Field-emission SEM image of the top surface of a porous silicon
sample covered with hydrolyzed alumina template.
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The room-temperature PL characteristics for the samples
fabricated at 25 and 60 mA/cm2 are shown in Figs. 5~a! and
5~b!, respectively. All samples showed luminescence charac-
teristics that are typically observed in porous silicon, with PL
peak positions similar to that reported for porous silicon fab-
ricated under similar conditions. However, the following in-
teresting observations are made from the photoluminescence
data. ~a! Porous silicon samples fabricated through alumina
templates show increased luminescence intensity compared
to porous silicon formed on bare silicon under identical pro-
cessing conditions. This was observed to be true for all po-
rous silicon samples fabricated using current densities rang-
ing between 25 and 60 mA/cm2. ~b! Porous silicon
fabricated through alumina templates shows a small redshift
in the PL peak position compared to that formed on bare
silicon. The redshift was largest for porous silicon fabricated
at 25 mA/cm2 and decreased with increasing anodization
current density; no significant shift was observed for porous
silicon fabricated at 60 mA/cm2. From Fig. 5~a!, the redshift
was estimated to be around 75 meV. To investigate the aging
effect, the samples were stored in closed plastic containers at
room temperature and the PL measurements were repeated
after a month. The PL characteristics did not show any deg-
radation or variation, and were similar to the PL characteris-
tics observed before.
Our results confirm that porous silicon was formed
through the pores of the alumina templates and that the ma-
terial was of good optical quality. An interesting observation
was the increased brightness of the porous silicon formed
through the alumina templates compared to that formed on
bare silicon. We believe that the alumina top layer acts as a
protective coating that improves the porous silicon surface
characteristics, thus increasing the luminescence intensity.
Another interesting observation was the redshift in PL peak
position for the template-based porous silicon formed at
lower current densities. The reason for the redshift is not
clear at this time; in fact, it is contrary to what was expected.
The effective current densities for the template-based
samples were expected to be larger, as explained earlier,
which should have given rise to a blueshift of the PL peak
position. We believe that the following may be a possible
explanation for this result. It is expected that for the
template-based samples, the porous silicon formation pro-
ceeds downwards initially and then spreads laterally. For
smaller anodization currents, the lateral spread is expected to
be smaller compared to that for higher anodization currents.
Thus, the effect of the template, which is to guide the forma-
tion of porous silicon downward, is expected to be more
prominent for lower anodization currents than for higher an-
odization currents. Thus, the redshift is expected to decrease
with increasing current densities. As for the redshift itself,
we believe that it arises due to the formation of arrays of
nanosized porous silicon islands for lower anodization cur-
rent densities. However, we do not have a clear explanation
for this at this time and are currently investigating this effect
further.
In summary, we have demonstrated the formation of po-
rous silicon through the pores of an anodized alumina tem-
plate on a silicon substrate. The template, when hydrolyzed,
forms a protective layer on top of the porous silicon layer.
This protective layer significantly reduces the aging effect in
porous silicon and makes the surface mechanically robust,
which allows further processing. The photoluminescence
properties of the porous silicon formed through templates did
not show any degradation after a month. The results are sig-
nificant and can form the basis for the development of more
stable porous silicon devices. In addition, it may be possible
to design an anodization process to take advantage of the
order provided by the alumina template.
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FIG. 5. Room-temperature PL data from porous silicon samples created
through alumina template ~solid line! and on bare silicon ~dashed line! at
current densities of ~a! 25 and ~b! 60 mA/cm2. The excitation wavelength
for PL measurement was 325 nm.
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